õ

but vary ovor a group of cells called a tile. These are reponted uniformly over the array. Thus, the fins-grained structure of this arciitecture is well swited to logic synthesis tools, and automatic design The functions of the cells in the array are no longer honogeneous, and layout.

> with sewer than eight embedded arrays. For such architectures, the logic routing sources are flexible enough to compensate for the low flexibility in memory/lagic interconnect. However, this becomes less true as the number of arrays (and hence the number of connections to

that the routsbility of circuits with memory is not strongly affected by a low memory/logic interconnect flexibility, especially for architectures

3.2 Programming Technologies

switch that coupies a small area and, at the same time, has a low pergramming technology consideration are series on-resistance of the A high-performance FPGA requires a programmable interconnect programmed switch, its volatility and reprogrammability, and process complexity. Several different programming technologies are used to asiti: resistance and capacitance. The other major ettributes for proimplament the programmable switches in FFGAs. The three most commonly used programming technologies are as follows:

- Antifuse switch of dielectric or amorphous silicon composition, which on electrical programming forms a low-registance interconnect path
- SRAM-based technology in which the switch is a pass transistor controlled by the state of a RAM bit in a look-up table (LUT)
- which the switch is a floating-gate transistor that can be turned off by injecting charge on the think that can be turned off. EPROM-based technologies (either UVEPROM or EEPROM) by injecting charge on to the floating gate

area and exhibits higher parzsitic recistance-capacitance compared to a typical contact or via used in MPGAs. Therefore, the performance achierable by current generation of PPGAs is usually shout an order of magnitude lower than that for the MPCAs manufactured using the In all these cases, the programming switch element occupies a larger same process technology.

flash EEPROM) has been used in complex programmable logic devices (CPLDs) such as Altera, Lattice, and Xilinz families, discussed in The floating gate EPROM technology (UVZPROM, EEPROM, and Chap. 2. The floating-yate technology has also been used for Gatefield ProASIC family fine-grained FPCAs, which are based on a proprietary flash-IPROM controlled switch that is both nonvolatile and reprogrammable (see Sec. 3.3.8). However, for majerity of PPGAs, the antifuse and SRAM are the dorvinant programming technologies. The

3.1.3 Fine-grain (or cellular) FPGAs

memory) is increased.

ine-grain architecture allows direct connection between the neighboring cells, enabling the users to combine cells to form compact local fuctions. An example of fne-grain FPGA3 is the Motorola programmable array (MPA) family hased on Pilkington architecture (see Sec. 3.3.5). A key feature of this approach is the Pilkington array, which is partitioned into 100 cell sones, each of which can be considered as a separate array with the port cells forming an interface between the some interconnect and the global interconnect. The global intercennect joins individual sones tegether to form the larger

The interconnect structure is hierarchical so that, at the lowest level, the fast connections are used to join local cells to form macros. These can efficiently implement amail functions such as complex combinatorial logic, counters, and comparators. These functions are then combined using the medium interconnect within the zone and the highest-level global interconnect throughout the array for signal rout. ng and complete layout. The short range of local connections and their imited loading means they can be quite fast.

grained, channeled-array devices in functionality of the cell, which provices only a small set of two input functions. All calls have a basic AND function along with a subsidiary function such as an XOR or D. The flip-flop. In the channeled array architecture, such a cell would be rery inefficient, with a high routing overhead between each level of The Motorula MPA architecture also differs from other cearso opic. However, using a hierarchical routing structure, these small ells can be very efficiently combined into macros with negligible rout. ng overhead. There are two basic advantages, as follows: 1. There is no redundancy i.e., if a cell is used to perform simple function, there are no additional logic resources in the cell to be wasted BEST AVAILABLE COPY

17 of 20

ive truticolls. ¹¹

following sections discuss and thuse two technologies and their new


3.2.1 Antifuse programming technology

An antifuse is basically a two-terminal device with an unjurgrammed state representing a very ligh resistance (several hundred meguhus) between its terminals. On the application of a high voltage (from 11 V to 21 V), depending on the device and antifuse type used, the entifuse is "blown" to create a low-reaistive, permanent link (or connection). The two most commonly used antifuse technologies are: (a) oxide-nitride-oxide (ONO) dielectric based and (b) amorphous siliom, or metal-to-metal antifuse structures. The programming of antifuses requires extra on-chip circuitry to deliver the high programming voltage (and relatively Ligh current) through the pass transistons.

The dielectric antifuses consist of a layer of dielectric material placed between N' diffusion and polysilicon. This dielectric breaks down upon an application of sufficient voltage. Barly dielectric antifuses used a single-layer oxide dielectric. A programmable low impedance circuit element (PLICE), which is a multilayer oxide-nitride-oxide (OFO) dielectric fuss, was developed for use in Actel FPGAs. An application of programming pulse (16 to 21 V) across the PLICE melts the dielectric, creating a conductive lirk of polycrystalline silicon between the electrodes. Figure 3.4a shows the cross section of PLICE antifuse structure. A thin layer of axide is thermally grown on top of the N' surface., followed by a layer of low-pressure chemical vapor deposition (LECVD) mitride and the reoxidized top oxide. The PLICE adds three masks to a conventional dauble-metal CMOS process.

The manufacturers of antifuse-based FPGAs provide their own programming algorithms as part of the device specification and application information. In all types of antifuses, the smaller the thickness of a given antifuse material, the lower the link resistance for given current, and higher the leakage current for unprogrammed state. ¹² Also, the more current applied during programming, the lower the resistance of the link, and link resistances can be improved by appropriate programming waveforms and soaking times. Since the programming current amount has a large effect to link resistance, the programming circuits for antifuses need to supply high currents (e.g., 15 nA for Artel devices) for reliable configuration of high-performance interconnects.

devices) for reliable configuration of high-performance interconnects. In its simplest form, an antifuse array is a collection of vartical and horizontal wires with an antifuse at every crossing (or intersection), as shown in Fig. 3.46.¹³ Let 33 define V_{pp} as the programming voltage needed to program any fuse. Then, typically, the programming of an antifuse in the array requires three steps, as follows:



14087383387

Agus LA (2) Cross section of a PLICE antifuse shurture (from Ref. 1.8) and (b) as erray of eatifuses (from Ref. 1.3).

1. Precharge all vertical/Lonizontal wires to V_{pg}/2.

- 2. Select the antituse to be programmed (address) and drive the vartical (horizontal) wire connected to the target antifuse to 0 V, and select (actress) and drive the horizontal (vertical) wire connected to the target antifuse to V_{2p}. This ensures that only the target antifuse is stressed to V_{2p}, and the remaining artifuses remain at 0 V or V_p/2 (see Fig. 3.46).
- On antifuse breakdown, soak the antifuse with high current to stabilize the newly formed conductive link and to lower the antifuse resistance.

The programming voltage and current are generally controlled by analog circuits (programmers) external to the FPGA chip. The addressing requires independent horizontal and vertical decoding controls, and these schemes vary from one FPGA vendor to arother. Actel FPGAs use an indirect addressing scheme to appry V_{pp} and 0 V in the target antifuse electrodes after precharge to V_{pp}2. ¹⁴ For Actel antifuses, the programming algorithm specifies the peak programming voltage (V_{pp})

BEST AVAILABLE COF 1

2

Field Protpontentials Gate Arraya

AN 21 V.) that (chimp current). If mA, und muniter of scale pulses from 30 to 800. A confirmation that an antituse has been programmed is made through monitoring the current on V_{pp} fan, which is typically cl0 uA for an unprogrammed antituse. Once an antifuse is programmed and an electrical connection is made between V_{pp} and grammed and an electrical connection is made between V_{pp} and grammed, 3 to 15 mA current may be observed on V_{pp}. Once the antifuse 3 considered programmed and enters *seak* cycle, extra pulses are applied to the antifuse to achieve minimum resistance.


In contrast to Actel's indirect addressing scheme, QuickLogic uses direct addressing to program the antifuses. Since no pass transitors are used, QuickLogic uses a decicated driver plus shift register bit(s) per wire asyment. The number of segments addressed is equal to the number of segments addressed is equal to the

An alternative to die ectric based autifuse has been the development of amorphous (noncrystalline) sifeon autifuse technology. This is based on the principle that a layer of anorphous silicon placed between two meta, layers undergues a phase charge when a current is passed through it, and it becomes conductive, in its unprogrammed state, the amorphous silicon is an insulator with resistance greater than 1 GO. The user can program an antituse link by applying relatively high current (roughly 20 mA) signsls that effectively convert the insulating amorphous silicon into conductive polysilicon link.

An example of amorphous silion antifuse application is QuickLogic pASIC FPCA families, based on Vialink, which provides a low-resistance, low-capacitance programmable connection directly from one metal layer to arother. The Vialink element is farmed by depositing a very high resistance (>1 Gi) of amorphous silion above a tungsten via plug that would otherwise bridge the insulation between the two metal layers. On the application of a programming voltage to a selected via, a direct metal-to-metal link is formed with typical low-resistance visites of less than 50 th ha 0.35 pm CMOS process, the size of a Vialink is mughly 1 µm², which is orders of magnitude smaller than the active elementa, resulting in low capacitive loading [<1 ff (fentoffarad, 10E-15 farads)] and improved speed performance. Figure 3.5 shows (a) a three-layer metal Vialink structure, (t) an unprogrammed Vialink element, and (c) a programmed Vialink element.

82.2 SRAM-based programming technology

SRAM brogramming technology uses static RAM calls to control pass gates or multiplexers. The speed of an FFCA is a measure of the delay required to implement a function and to propagate signals to the neighboring functions. The speed of the logic part of the block is the






Figure 3.5 (a) Threo-layer malal Thallink structura, (b) minimum minimum Viallink of encat, and (c) programmed Vialink element (from Ref. 16).

sum of delays from the input selection multiple were, the look-up table, and the output drivers. The speed and density trude offs are based on the user's design requirements. As architecture with more programmable interconnect points (PIPs) provides more renting the sixibility, but each PIP adds to the size of FPCA and the renting them.

Therefore, the FPGA size and performence trade odit meet to take into consideration not only the logic elements but also the interconnect segments, PIPs, and the multiplexers required to remove the alements. The LUT width is also an important factor. For example, a four-

BEST AVAILABLE COPY

19 of 20

ugic block and routing interconnect area. ¹ The results showed that a three-input or four-input LUT provided the best density for a wide input LAPP has sixteen memory cells, and a three mant LAPP has only eight. If the lygic being implemented in a for-input LIFF breaks naturally into three input gates, half of every four-input LUT area will be wasted, leading to an inefficient design implementation. A study was performed to investigate a range of LUTs and their effect on overall range of programming cell sizes. The larger LUTs were preferred for nigh-speed architecture.

3.2.9 Antituse versus SRAM-based technology

gies shows that both the antifuse- and SRAM-based devices have relative advantages as well as disadvantages. The selection of a particular programming technology for an FPGA is primarily based on the user's application requirements and involves trade-offs in areas such as design logic utilization capacity, performance, and in-system programnability features. There are proponents and critics for both of these approaches. The following are some of the relative advantages and dis-A review of general FPGA architectures and programming technoloadvantages of each technology:

- Antifuse is much smaller than a transistor-RAM cell combination and has much lower "on" resistance and capacitance than a minthe impedance of pass transistor in SRAM-based FPCA is about 250 O, as compared to about 50 O resistance for QuickLogis ViaLink metal-to-metal antifuses. As for the capacitance values, it is only 1 ff for unprogrammed VicLink element compared to 50 ff for pass gate transistor capacitance. Since the net delays are determined by RC time constraints, the lower resistance and caparitance of the an-Antifuse technology is inherently faster than SRAM-based technology because of lower interconnect rasistance and capacitance values. num-eized transistor. As an example, for C.8 µm CMOS technology, tifuse networks prevides significant smaller delays than the SRAM based pass gate transistor networks.
- For equivalent silicon area per gate, antifuse FPGAs provide more FPCAs. SRAM pass-gate interconnects require at least four transistars for the flip-flor and one transistor for the pass gate. This strucflexibility and are easier to route compared to the SRAM-based ture implies limited use of interconnect resources and forces macrocell architecture grain size to be coarse.

20 of 20

A disadvantage of antifuse-based technology is that it requires more process layers and mask steps than the SRAM-based FFGAs and

ike antifuse brand by virus, the performance of both logic elements unictries. However, the proposants of antifuse-based FPCAs claim that the smaller physical size of antifuse results in less expensive *ժ*ում տուժիսը, հոչվուսակութը՝ անդրահանորը հռումանում, SRAM-հումավ PPCAs unstanter to majerist in the next process governtion and, unand programmable accreament benefit from scaling to smaller gedie, and the area required to hold a pasa gate transistor and associated memory cell is certainly larger than the area required for an entifuse.

A survey of FPGA trarket shows that the SRAM-based FPCAs offer higher capacity than the antifuse based devices. Some SRAM-based FPCAs feature a power-down mode in which the power is supplied only to the memory cells that hold the configuration program.

14087383387

- offered by their in-system reconfigurability, which makes them a good candidate technology for prototype development. This feature One of the major advantages of SRAM-based FPGAs is the flexibility can significantly ease the debugging process and reduce overall system design and development costs. In contrast, the antifuse technologies are one time programmable (OTP) configurations.
- tory, as compared to the antifuse based devices, which are tested as Another advantage often cited for the SRAM-based FPGAs reprogrammability feature is that the parts can be fully tested at the fac-"Dlanks," since the entifuser are user programmable per design re quir*e*ments.
- on initialization sequence. This initialization sequence requires an A disadvantage of the SRAM-based PPGAs is that the programming is washile, i.e., when the power is burned off the FPGA loses its configuration program information. Therefore, the SRAM-based FPCAs must be reprogrammed each time power is applied, as part of turnexternal memory for permanent (nonvolatile) storage of the pro-

3.3 FPGA Vendor Families and Development

3.3.1 Actel FPOAs

Actel FPGAs are based on the channeled array segmented architecture and PLICE antifuse technology discussed in Secs. 3.1 and 3.2, respectively. Actel FPGA offerings consist of following device families: ACT 1 family, with up to 2000 gate array gates (6000 PLD equivalent gates)

BEST AVAILABLE COPY